		di:				
1 (801911 1916	11580	HIRE	INTER	1881	1881	
	11868	100 MI			1000	
		шш		IBU	1001	
T INDIGHT INTO	77 M.H.H.		rater	19831	1881	

(Pages: 3)

A-2388

Reg.	No).	***	 	*****	
Name	:		 	 		

Eighth Semester B.Tech. Degree Examination, April 2016 (2008 Scheme) 08.802 : COMPUTER SYSTEM ARCHITECTURE (R)

Time: 3 Hours

PART-A



Answer all questions.

- 1. What is meant by a PRAM model? List and describe the various PRAM models.
- 2. Distinguish between static and dynamic system interconnection networks. Discuss the benefits and drawbacks of using a digital bus as a dynamic interconn∈ction network.
- 3. List and explain the four system attributes affecting the performance of the CPU.
- 4. State Amdahl's Law and describe its significance.
- 5. Highlight the differences between CISC and RISC processor architectures.
- 6. Discuss the inclusion, coherence and locality properties of a memory hierarchy.
- 7. Differentiate between synchronous and asynchronous processor pipeline models. Define the parameters (a) speedup (b) efficiency and (c) throughput in the context of a processor pipeline.
- 8. Describe the various context switching policies used in multithreaded processor architectures.
- 9. Discuss the concept of multiport memory as used in a multiprocessor system.
- Distinguish between static and dynamic data flow computers. (10x4= 10 Marks)



PART-B

Answer any one full question from each Module.

Module - I

11. a) Consider the execution of an object code with 200,000 instructions on a 40-MHz processor. The program consists of four major types of instructions. The instruction mix and the number of cycles (CPI) needed for each instruction type are given below based on the result of a program trace experiment:

Instruction type	CPI	Instruction Mix
Integer arithmetic	1	60%
Data transfer	2	18%
Floating point	4	12%
Control transfer	8	10%

- i) Calculate the average CPI when the program is executed on a uniprocessor with the above trace results.
- ii) Calculate the corresponding MIPS rate based on the CPI obtained in part (a).
- iii) Find the execution time of the object code on this processor.

8

b) Differentiate between multiprocessors and multicomputers. Describe the various multiprocessor and multicomputer architectures in detail.

12

OR

 a) Write detailed notes on the structure and functioning of vector supercomputers,

10

b) List and explain the Bernstein's conditions for parallel execution of processes. Use the same to identify the portions of the code segment given below that can be executed in parallel and the portions that need to be executed sequentially. Consider each statement as a separate process. I raw the corresponding dependence graph also.

 $S1:A \cong B+C$

 $S2:C=D\times E$

S3: F = G + E

S4:C=A-F

S5: M = G + C

S6: B = L/C

S7 : A = E + B.

10



	42			g ^{ar} ar		Modu	le – II	9 2 20	
13.	a) Des instr	cribe tl uction	he struc issue a	ture of a	supers	scalar p policies	oipeline in s in supe	n detail. Discuss the various erscalar processors.	10
	b) Expl Des	lain ho cribe th	w inter	eaving of h	can imp	rove th	e perfori leaved a	mance of shared memories. and low order interleaved	
	men	nory or	ganizat	ions.		i an			10
5 1		13		OR					
1/	Conside	ortho f	ivo etaa	od pipal	ino pro	20000r	on a sifi a d	l butbo following your wation	
14.	table:	ei uie ii	ive stay	eu pipei	ine broc	essor:	specilied	by the following rese vation	
		1	2	3	4	5	6	8 8	
	~ 1	· ·							70
	S1	X				1 2	X	OL CSI INSTITUTE DE	
	S2	5	Х			Х		THE HURAL CSI INSTITUTE OF THE HUMAN	5
	S3		7	Х	× 3° 1	91 8 18	57 IV	TRIVANDRUM-11	
	S4				X	71		NAOC MANOOLA	
	S5	* -	X				X	AANNA	
						<u>-</u>			
							ollision ve		
				am sno in the p			le initial	sequences (cycles) without	
				and the same of th	21 C A 25 C C C C C C C C C C C C C C C C C C		diagram.		
				- 75			nple cyc		
								this pipeline?	
10								ising this pipeline?	
							this pipe		
	n) vvna	t will b	e the th	roughpu	ut if the	minimu	ım const	tant throughput is used?	20
					Mo	dule -	m	M E	
15	Dosorih	o the c	noony	bue prof	ocolo u	and to	OBOLIKO O	acho achoranac in	
15.	multipro				locois u	seu to	ensure d	cache coherence in	20
		19	,	OR		3			200
an e					er alla		₹6. (A)		
16.	a) Writ	e detai	led not	es on the	e archit	ecture	of the Int	el Paragon multicomputer.	12
+2				vector p		ng?De	escribe t	he various possible types of	8